EP 0 809 180 A3

(12)

EUROPEAN PATENT APPLICATION

- (88) Date of publication A3: 07.01.1999 Bulletin 1999/01
- (43) Date of publication A2: 26.11.1997 Bulletin 1997/48
- (21) Application number: 97108346.4
- (22) Date of filing: 22.05.1997
- (84) Designated Contracting States: **DE FR GB IT**
- (30) Priority: 22.05.1996 JP 127541/96 08.05.1997 JP 135923/97
- (71) Applicant: SEIKO EPSON CORPORATION Shinjuku-ku, Tokyo (JP)
- (72) Inventors:
 - Kudo, Makoto Suwa-shi, Nagano-ken (JP)


(51) Int. Cl.⁶: **G06F 9/30**, G06F 9/40, G06F 9/312

(11)

- Kubota, Satoshi
 Suwa-shi, Nagano-ken (JP)
- Miyayama, Yoshiyuki
 Suwa-shi, Nagano-ken (JP)
- Sato, Hisao
 Suwa-shi, Nagano-ken (JP)
- (74) Representative:
 Hoffmann, Eckart, Dipl.-Ing.
 Patentanwalt,
 Bahnhofstrasse 103
 82166 Gräfelfing (DE)


(54) Data processing circuit, microcomputer, and electronic equipment

The data processing circuit of this invention enables efficient description and execution of processes that act upon the stack pointer, using short instructions. It also enables efficient description of processes that save and restore the contents of registers, increasing the speed of processing of interrupts and subroutine calls and returns. A CPU that uses this data processing circuit comprises a dedicated stack painter register SP and uses an instruction decoder to decode a group of dedicated stack pointer instructions that specify the SP as an implicit operand. This group of dedicated stack pointer instructions are implemented in hardware by using general-purpose registers, the PC, the SP, an address adder, an ALU, a PC incrementer, internal buses, internal signal lines, and external buses. This group of dedicated stack pointer instructions comprises SP-relative load instructions, stack pointer move instructions, a call instruction, a ret instruction, a sequential push instruction, and a sequential pop instruction.



EP 0 809 180 A3

FIG. 1B



The later to the later

المالك المالك



EUROPEAN SEARCH REPORT

Application Number EP 97 10 8346

Category	Citation of document with indica		Relevant	CLASSIFICATION OF THE APPLICATION (Int.CI.6)
X	US 5 421 029 A (YOSHIC		1-4,11,	G06F9/30
Υ	30 May 1995 * column 11, line 29 -	column 12, line 33	12,15-17 5,7	G06F9/40 G06F9/312
A	* * column 25, line 40 - *	- column 31, line 35	9,10	
Υ	Architecture and Progr 1981 , JOHN WILEY & SC		5	
A	US XP002084210 * page 433 - page 437 * page 450 - page 453		6	
Y	WO 96 08767 A (PHILIPS; PHILIPS NORDEN AB (SE * page 2, line 31 - pa * page 4, line 10 - pa * page 8, line 17 - pa * page 11, line 15 - pa	<pre>i)) 21 March 1996 ige 3, column 14 * ige 5, line 13 * ige 9, line 15 *</pre>	7	
X	US 4 236 206 A (HASTIN 25 November 1980 * column 14, line 56 -		1,11	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
Α	FR 2 637 708 A (NIPPON 13 April 1990 * the whole document *		8,9	
A	STALLINGS W: "REDUCED COMPUTER ARCHITECTURE" PROCEEDINGS OF THE IEE vol. 76, no. 1, Januar XP000027671 * page 42, left-hand of	E, y 1988, pages 38-55,	13,14	
	The present search report has been	drawn up for all claims		
Place of search		Date of completion of the search	<u> </u>	Examiner
	THE HAGUE	12 November 1998	Das	kalakis, T
X : part Y : part doct A : tech	ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with another unent of the same category inclogical background written disclosure	T: theory or principle E: earlier patent doc after the filling dat D: document cited in L: document cited to 8: member of the sc	e underlying the is current, but public e in the application or other reasons	nvention shed on, or